EXHIBIT 11.G

ANALOG DEVICES

10-Bit CCD Signal Processor with *Precision Timing*™ Generator

AD9991

FEATURES
6-Phase Vertical Transfer Clock Support
Correlated Double Sampler (CDS)
6 dB to 42 dB 10-Bit Variable Gain Amplifier (VGA)
10-Bit 27 MHz A/D Converter
Black Level Clamp with Variable Level Control
Complete On-Chip Timing Generator
Precision Timing Core with 800 ps Resolution
On-Chip 3 V Horizontal and RG Drivers
2-Phase and 4-Phase H-Clock Modes
Electronic and Mechanical Shutter Modes
On-Chip Driver for External Crystal
On-Chip Sync Generator with External Sync Input
56-Lead LFCSP Package

APPLICATIONS
Digital Still Cameras
Digital Video Camcorders
Industrial Imaging

GENERAL DESCRIPTION
The AD9991 is a highly integrated CCD signal processor for digital still camera and camcorder applications It includes a complete analog front end with A/D conversion, combined with a full-function programmable timing generator. The timing generator is capable of supporting both 4- and 6-phase vertical clocking. A Precision Timing core allows adjustment of high speed clocks with 800 ps resolution at 27 MHz operation.

The AD9991 is specified at pixel rates of up to 27 MHz. The analog front end includes black level clamping, CDS, VGA, and a 10-bit A/D converter. The timing generator provides all the necessary CCD clocks: RG, H-clocks, V-clocks, sensor gate pulses, substrate clock, and substrate bias control. Operation is programmed using a 3-wire serial interface.

Packaged in a space-saving 56-lead LFCSP, the AD9991 is specified over an operating temperature range of –20°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM

AX202009

REV. 0

AD9991

TABLE OF CONTENTS

AX202010

-2-

REV. 0

AD9991–SPECIFICATIONS

Parameter	Min	Typ	Max	Unit
TEMPERATURE RANGE				
Operating	–20		+85	°C
Storage	–65		+150	°C
POWER SUPPLY VOLTAGE				
AVDD (AFE Analog Supply)	2.7	3.0	3.6	V
TCVDD (Timing Core Analog Supply)	2.7	3.0	3.6	V
RGVDD (RG Driver)	2.7	3.0	3.6	V
HVDD (H1–H4 Drivers)	2.7	3.0	3.6	V
DRVDD (Data Output Drivers)	2.7	3.0	3.6	V
DVDD (Digital)	2.7	3.0	3.6	V
POWER DISSIPATION (See TPC 1 for Power Curves)				
27 MHz, Typ Supply Levels, 100 pF H1–H4 Loading		270		mW
Power from HVDD Only*		100		mW
Standby 1 Mode		105		mW
Standby 2 Mode		10		mW
Standby 3 Mode		0.5		mW
MAXIMUM CLOCK RATE (CLI)	27			MHz

*The total power dissipated by the HVDD supply may be approximated using the equation

$$Total\ HVDD\ Power = [C_{LOAD} \times HVDD \times Pixel\ Frequency] \times HVDD \times Number\ of\ H\text{-}outputs\ used$$

Reducing the H-loading, using only two of the outputs, and/or using a lower HVDD supply will reduce the power dissipation.

Specifications subject to change without notice.

DIGITAL SPECIFICATIONS (RGVDD = HVDD = DVDD = DRVDD = 2.7 V to 3.6 V, C_L = 20 pF, T_{MIN} to T_{MAX}, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
LOGIC INPUTS					
High Level Input Voltage	V_{IH}	2.1			V
Low Level Input Voltage	V_{IL}			0.6	V
High Level Input Current	I_{IH}		10		μA
Low Level Input Current	I_{IL}		10		μA
Input Capacitance	C_{IN}		10		pF
LOGIC OUTPUTS (Except H and RG)					
High Level Output Voltage @ I_{OH} = 2 mA	V_{OH}	2.2			V
Low Level Output Voltage @ I_{OL} = 2 mA	V_{OL}			0.5	V
RG and H-DRIVER OUTPUTS (H1–H4)					
High Level Output Voltage @ Max Current	V_{OH}	VDD – 0.5			V
Low Level Output Voltage @ Max Current	V_{OL}			0.5	V
Maximum Output Current (Programmable)		30			mA
Maximum Load Capacitance (For Each Output)		100			pF

Specifications subject to change without notice.

AD9991

ANALOG SPECIFICATIONS (AVDD = 3.0 V, f_{CLI} = 27 MHz, Typical Timing Specifications, T_{MIN} to T_{MAX}, unless otherwise noted.)

Parameter	Min	Typ	Max	Unit	Notes
CDS*					
Allowable CCD Reset Transient		500		mV	
Max Input Range before Saturation	1.0			V p-p	
Max CCD Black Pixel Amplitude		±50		mV	
VARIABLE GAIN AMPLIFIER (VGA)					
Gain Control Resolution		1024		Steps	
Gain Monotonicity		Guaranteed			
Gain Range					
Min Gain (VGA Code 0)		6		dB	
Max Gain (VGA Code 1023)		42		dB	
BLACK LEVEL CLAMP					
Clamp Level Resolution		256		Steps	
Clamp Level					Measured at ADC output
Min Clamp Level (Code 0)		0		LSB	
Max Clamp Level (Code 255)		63.75		LSB	
A/D CONVERTER					
Resolution	10			Bits	
Differential Nonlinearity (DNL)	−1.0	±0.5	+1.0	LSB	
No Missing Codes		Guaranteed			
Full-Scale Input Voltage		2.0		V	
VOLTAGE REFERENCE					
Reference Top Voltage (REFT)		2.0		V	
Reference Bottom Voltage (REFB)		1.0		V	
SYSTEM PERFORMANCE					Includes entire signal chain.
Gain Accuracy					
Low Gain (VGA Code 0)	5.0	5.5	6.0	dB	Gain = (0.0351 × Code) + 6 dB
Max Gain (VGA Code 1023)	40.5	41.5	42.5	dB	
Peak Nonlinearity, 500 mV Input Signal		0.2		%	12 dB gain applied.
Total Output Noise		0.25		LSB rms	AC grounded input, 6 dB gain applied.
Power Supply Rejection (PSR)		50		dB	Measured with step change on supply.

*Input signal characteristics defined as follows:

500mV TYP
RESET TRANSIENT
50mV MAX
OPTICAL BLACK PIXEL   1V MAX
INPUT SIGNAL RANGE

Specifications subject to change without notice.

AX202012

AD9991

TIMING SPECIFICATIONS (C_L = 20 pF, AVDD = DVDD = DRVDD = 3.0 V, f_{CLI} = 27 MHz, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
MASTER CLOCK, CLI (Figure 4)					
CLI Clock Period	t_{CONV}	37			ns
CLI High/Low Pulsewidth		14.8	18.5	21.8	ns
Delay from CLI Rising Edge to Internal Pixel Position 0	t_{CLIDLY}		6		ns
AFE CLPOB Pulsewidth[1],[2] (Figures 9 and 14)		2	20		Pixels
AFE SAMPLE LOCATION[1] (Figure 7)					
SHP Sample Edge to SHD Sample Edge	t_{SI}	17	18.5		ns
DATA OUTPUTS (Figures 8a and 8b)					
Output Delay from DCLK Rising Edge[1]	t_{OD}		8		ns
Pipeline Delay from SHP/SHD Sampling to DOUT			11		Cycles
SERIAL INTERFACE (Figures 40a and 40b)					
Maximum SCK Frequency	f_{SCLK}	10			MHz
SL to SCK Setup Time	t_{LS}	10			ns
SCK to SL Hold Time	t_{LH}	10			ns
SDATA Valid to SCK Rising Edge Setup	t_{DS}	10			ns
SCK Falling Edge to SDATA Valid Hold	t_{DH}	10			ns
SCK Falling Edge to SDATA Valid Read	t_{DV}	10			ns

NOTES
[1]Parameter is programmable.
[2]Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Parameter	With Respect To	Min	Max	Unit
AVDD	AVSS	−0.3	+3.9	V
TCVDD	TCVSS	−0.3	+3.9	V
HVDD	HVSS	−0.3	+3.9	V
RGVDD	RGVSS	−0.3	+3.9	V
DVDD	DVSS	−0.3	+3.9	V
DRVDD	DRVSS	−0.3	+3.9	V
RG Output	RGVSS	−0.3	RGVDD + 0.3	V
H1–H4 Output	HVSS	−0.3	HVDD + 0.3	V
Digital Outputs	DVSS	−0.3	DVDD + 0.3	V
Digital Inputs	DVSS	−0.3	DVDD + 0.3	V
SCK, SL, SDATA	DVSS	−0.3	DVDD + 0.3	V
REFT, REFB, CCDIN	AVSS	−0.3	AVDD + 0.3	V
Junction Temperature			150	°C
Lead Temperature, 10 sec			350	°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to GND.

PACKAGE THERMAL CHARACTERISTICS
Thermal Resistance
θ_{JA} = 25°C/W*

*θ_{JA} is measured using a 4-layer PCB with the exposed paddle soldered to the board.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9991KCP	−20°C to +85°C	LFCSP	CP-56
AD9991KCPRL	−20°C to +85°C	LFCSP	CP-56

AX202013

CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9991 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

WARNING!
ESD SENSITIVE DEVICE

AD9991

PIN CONFIGURATION

AD9991
TOP VIEW

PIN FUNCTION DESCRIPTIONS[1]

Pin	Mnemonic	Type[2]	Description
1	D3	DO	Data Output
2	D4	DO	Data Output
3	D5	DO	Data Output
4	D6	DO	Data Output
5	D7	DO	Data Output
6	D8	DO	Data Output
7	D9	DO	Data Output (MSB)
8	DRVDD	P	Data Output Driver Supply
9	DRVSS	P	Data Output Driver Ground
10	VSUB	DO	CCD Substrate Bias
11	SUBCK	DO	CCD Substrate Clock (E-Shutter)
12	V1	DO	CCD Vertical Transfer Clock 1
13	V2	DO	CCD Vertical Transfer Clock 2
14	V3	DO	CCD Vertical Transfer Clock 3
15	V4	DO	CCD Vertical Transfer Clock 4
16	V5	DO	CCD Vertical Transfer Clock 5
17	V6	DO	CCD Vertical Transfer Clock 6
18	VSG1	DO	CCD Sensor Gate Pulse 1
19	VSG2	DO	CCD Sensor Gate Pulse 2
20	VSG3	DO	CCD Sensor Gate Pulse 3
21	VSG4	DO	CCD Sensor Gate Pulse 4
22	VSG5	DO	CCD Sensor Gate Pulse 5
23	H1	DO	CCD Horizontal Clock 1
24	H2	DO	CCD Horizontal Clock 2
25	HVSS	P	H1–H4 Driver Ground
26	HVDD	P	H1–H4 Driver Supply
27	H3	DO	CCD Horizontal Clock 3
28	H4	DO	CCD Horizontal Clock 4
29	RGVSS	P	RG Driver Ground
30	RG	DO	CCD Reset Gate Clock
31	RGVDD	P	RG Driver Supply
32	TCVSS	P	Analog Ground for Timing Core
33	TCVDD	P	Analog Supply for Timing Core
34	CLO	DO	Clock Output for Crystal
35	CLI	DI	Reference Clock Input

Pin	Mnemonic	Type[2]	Description
36	AVDD	P	Analog Supply for AFE
37	CCDIN	AI	CCD Signal Input
38	AVSS	P	Analog Ground for AFE
39	REFT	AO	Voltage Reference Top Bypass
40	REFB	AO	Voltage Reference Bottom Bypass
41	SL	DI	3-Wire Serial Load Pulse
42	SDI	DI	3-Wire Serial Data Input
43	SCK	DI	3-Wire Serial Clock
44	MSHUT	DO	Mechanical Shutter Pulse
45	STROBE	DO	Strobe Pulse
46	SYNC	DI	External System Sync Input
47	VD	DIO	Vertical Sync Pulse. (Input for Slave Mode, Output for Master Mode)
48	DVSS	P	Digital Ground
49	DVDD	P	Power Supply for VSG, V1–V6, HD/VD, MSHUT, STROBE, SYNC, and Serial Interface
50	HD	DIO	Horizontal Sync Pulse (Input for Slave Mode, Output for Master Mode)
51	DCLK	DO	Data Clock Output
52	NC		Not Internally Connected
53	NC		Not Internally Connected
54	D0	DO	Data Output (LSB)
55	D1	DO	Data Output
56	D2	DO	Data Output

NOTES
[1]See Figure 38 for circuit configuration.
[2]AI = Analog Input, AO = Analog Output, DI = Digital Input,
DO = Digital Output, DIO = Digital Input/Output, P = Power.

AX202014

–6–

REV. 0

AD9991

TERMINOLOGY

Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Thus every code must have a finite width. No missing codes guaranteed to 10-bit resolution indicates that all 1024 codes must be present over all operating conditions.

Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to the peak deviation of the output of the AD9991 from a true straight line. The point used as zero scale occurs 0.5 LSB before the first code transition. Positive full scale is defined as a level 1.5 LSB beyond the last code transition. The deviation is measured from the middle of each particular output code to the true straight line. The error is then expressed as a percent-age of the 2 V ADC full-scale signal. The input signal is always appropriately gained up to fill the ADC's full-scale range.

Total Output Noise
The rms output noise is measured using histogram techniques. The standard deviation of the ADC output codes is calculated in LSB and represents the rms noise level of the total signal chain at the specified gain setting. The output noise can be converted to an equivalent voltage using the relationship 1 LSB = (ADC Full Scale/2^n codes), where n is the bit resolution of the ADC. For the AD9991, 1 LSB is 1.95 mV.

Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply pins. The PSR specification is calculated from the change in the data outputs for a given step change in the supply voltage.

EQUIVALENT CIRCUITS


Circuit 1. CCDIN

Circuit 3. Digital Inputs

Circuit 2. Digital Data Outputs

Circuit 4. H1–H4, RG Drivers

REV. 0

–7–

AX202015

AD9991–Typical Performance Characteristics

TPC 1. Power Dissipation vs. Sample Rate

TPC 3. Output Noise vs. VGA Gain

TPC 2. Typical DNL Performance

AX202016

REV. 0

AD9991

SYSTEM OVERVIEW

Figure 1 shows the typical system block diagram for the AD9991 used in Master mode. The CCD output is processed by the AD9991's AFE circuitry, which consists of a CDS, VGA, black level clamp, and A/D converter. The digitized pixel information is sent to the digital image processor chip, which performs the postprocessing and compression. To operate the CCD, all CCD timing parameters are programmed into the AD9991 from the system microprocessor through the 3-wire serial interface. From the system master clock, CLI, provided by the image processor or external crystal, the AD9991 generates all of the CCD's horizontal and vertical clocks and all internal AFE clocks. External synchronization is provided by a SYNC pulse from the microprocessor, which will reset internal counters and resync the VD and HD outputs.

Alternatively, the AD9991 may be operated in Slave mode, in which VD and HD are provided externally from the image processor. In this mode, all AD9991 timing will be synchronized with VD and HD.

The H-drivers for H1–H4 and RG are included in the AD9991, allowing these clocks to be directly connected to the CCD. H-drive voltage of up to 3.3 V is supported. An external V-driver is required for the vertical transfer clocks, the sensor gate pulses, and the substrate clock.

The AD9991 also includes programmable MSHUT and STROBE outputs, which may be used to trigger mechanical shutter and strobe (flash) circuitry.

Figures 2 and 3 show the maximum horizontal and vertical counter dimensions for the AD9991. All internal horizontal and vertical clocking is controlled by these counters to specify line and pixel locations. Maximum HD length is 4095 pixels per line, and maximum VD length is 4095 lines per field.


Figure 2. Vertical and Horizontal Counters

Figure 1. Typical System Block Diagram, Master Mode

Figure 3. Maximum VD/HD Dimensions

AX202017

AD9991

PRECISION TIMING HIGH SPEED TIMING GENERATION
The AD9991 generates high speed timing signals using the flexible Precision Timing core. This core is the foundation for generating the timing used for both the CCD and the AFE: the reset gate RG, horizontal drivers H1–H4, and the SHP/SHD sample clocks. A unique architecture makes it routine for the system designer to optimize image quality by providing precise control over the horizontal CCD readout and the AFE correlated double sampling.

The high speed timing of the AD9991 operates the same in either Master or Slave mode configuration. For more information on synchronization and pipeline delays, see the Power-Up and Synchronization section.

Timing Resolution
The Precision Timing core uses a 1× master clock input (CLI) as a reference. This clock should be the same as the CCD pixel clock frequency. Figure 4 illustrates how the internal timing core divides the master clock period into 48 steps or edge positions. Using a 20 MHz CLI frequency, the edge resolution of the Precision Timing core is 1 ns. If a 1× system clock is not available, it is also possible to use a 2× reference clock by programming the

CLIDIVIDE register (Addr 0x30). The AD9991 will then internally divide the CLI frequency by 2.

The AD9991 also includes a master clock output, CLO, which is the inverse of CLI. This output is intended to be used as a crystal driver. A crystal can be placed between the CLI and CLO pins to generate the master clock for the AD9991. For more information on using a crystal, see Figure 39.

High Speed Clock Programmability
Figure 5 shows how the high speed clocks RG, H1–H4, SHP, and SHD are generated. The RG pulse has programmable rising and falling edges, and may be inverted using the polarity control. The horizontal clocks H1 and H3 have programmable rising and falling edges and polarity control. The H2 and H4 clocks are always inverses of H1 and H3, respectively. Table I summarizes the high speed timing registers and their parameters. Figure 6 shows the typical 2-phase H-clock arrangement in which H3 and H4 are programmed for the same edge location as H1 and H2.

The edge location registers are six bits wide, but there are only 48 valid edge locations available. Therefore, the register values are mapped into four quadrants, with each quadrant containing


NOTES
PIXEL CLOCK PERIOD IS DIVIDED INTO 48 POSITIONS, PROVIDING FINE EDGE RESOLUTION FOR HIGH SPEED CLOCKS.
THERE IS A FIXED DELAY FROM THE CLI INPUT TO THE INTERNAL PIXEL PERIOD POSITIONS (t_{CLIDLY} = 6ns TYP).

Figure 4. High Speed Clock Resolution from CLI Master Clock Input

PROGRAMMABLE CLOCK POSITIONS:
1. RG RISING EDGE
2. RG FALLING EDGE
3. SHP SAMPLE LOCATION
4. SHD SAMPLE LOCATION
5. H1 RISING EDGE POSITION
6. H1 FALLING EDGE POSITION (H2 IS INVERSE OF H1)
7. H3 RISING EDGE POSITION
8. H3 FALLING EDGE POSITION (H4 IS INVERSE OF H3)

AX202018

*Figure 5. High Speed Clock Programmable Locations*

–10–   REV. 0

AD9991

12 edge locations. Table II shows the correct register values for the corresponding edge locations.

Figure 7 shows the default timing locations for all of the high speed clock signals.

H-Driver and RG Outputs
In addition to the programmable timing positions, the AD9991 features on-chip output drivers for the RG and H1–H4 outputs. These drivers are powerful enough to directly drive the CCD inputs. The H-driver and RG current can be adjusted for optimum rise/fall time into a particular load by using the DRVCONTROL register (Addr 0x35). The 3-bit drive setting for each output is adjustable in 4.1 mA increments, with the minimum setting of 0 equal to OFF or three-state, and the maximum setting of 7 equal to 30.1 mA.

As shown in Figures 5, 6, and 7, the H2 and H4 outputs are inverses of H1 and H3, respectively. The H1/H2 crossover voltage is approximately 50% of the output swing. The crossover voltage is not programmable.

Digital Data Outputs
The AD9991 data output and DCLK phases are programmable using the DOUTPHASE register (Addr 0x37, Bits [5:0]). Any edge from 0 to 47 may be programmed, as shown in Figure 8a. Normally, the DOUT and DCLK signals will track in phase based on the DOUTPHASE register contents. The DCLK output phase can also be held fixed with respect to the data outputs by changing the DCLKMODE register HIGH (Addr 0x37, Bit 6). In this mode, the DCLK output will remain at a fixed phase equal to CLO (the inverse of CLI) while the data output phase is still programmable.

There is a fixed output delay from the DCLK rising edge to the DOUT transition, called t_{OD}. This delay can be programmed to four values between 0 ns and 12 ns, by using the DOUTDELAY register (Addr 0x037, Bits [8:7]). The default value is 8 ns.

The pipeline delay through the AD9991 is shown in Figure 8b. After the CCD input is sampled by SHD, there is an 11-cycle delay until the data is available.

Table I. Timing Core Register Parameters for H1, H3, RG, SHP/SHD

Parameter	Length	Range	Description
Polarity	1b	High/Low	Polarity Control for H1, H3, and RG (0 = No Inversion, 1 = Inversion)
Positive Edge	6b	0–47 Edge Location	Positive Edge Location for H1, H3, and RG
Negative Edge	6b	0–47 Edge Location	Negative Edge Location for H1, H3, and RG
Sampling Location	6b	0–47 Edge Location	Sampling Location for Internal SHP and SHD Signals
Drive Strength	3b	0–47 Current Steps	Drive Current for H1–H4 and RG Outputs (4.1 mA per Step)

USING THE SAME TOGGLE POSITIONS FOR H1 AND H3 GENERATES STANDARD 2-PHASE H-CLOCKING.

Figure 6. 2-Phase H-Clock Operation

Table II. Precision Timing Edge Locations

Quadrant	Edge Location (Dec)	Register Value (Dec)	Register Value (Bin)
I	0 to 11	0 to 11	000000 to 001011
II	12 to 23	16 to 27	010000 to 011011
III	24 to 35	32 to 43	100000 to 101011
IV	36 to 47	48 to 59	110000 to 111011

AX202019

AD9991

Figure 7. High Speed Timing Default Locations

NOTES
DATA OUTPUT (DOUT) AND DCLK PHASE ARE ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD.
WITHIN ONE CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO 48 DIFFERENT LOCATIONS.
OUTPUT DELAY (t_{OD}) FROM DCLK RISING EDGE TO DOUT RISING EDGE IS PROGRAMMABLE.

Figure 8a. Digital Output Phase Adjustment

NOTES
DEFAULT TIMING VALUES ARE SHOWN: SHDLOC = 0, DOUT PHASE = 0, DCLKMODE = 0.
HIGHER VALUES OF SHD AND/OR DOUTPHASE WILL SHIFT DOUT TRANSITION TO THE RIGHT, WITH RESPECT TO CLI LOCATION.

Figure 8b. Pipeline Delay

AX202020

–12–   REV. 0

AD9991

HORIZONTAL CLAMPING AND BLANKING

The AD9991's horizontal clamping and blanking pulses are fully programmable to suit a variety of applications. Individual control is provided for CLPOB, PBLK, and HBLK during the different regions of each field. This allows the dark pixel clamping and blanking patterns to be changed at each stage of the readout in order to accommodate different image transfer timing and high speed line shifts.

Individual CLPOB and PBLK Patterns

The AFE horizontal timing consists of CLPOB and PBLK, as shown in Figure 9. These two signals are independently programmed using the registers in Table III. SPOL is the start polarity for the signal, and TOG1 and TOG2 are the first and second toggle positions of the pulse. Both signals are active low and should be programmed accordingly.

A separate pattern for CLPOB and PBLK may be programmed for each 10 V-sequence. As described in the Vertical Timing Generation section, up to 10 separate V-sequences can be created,

each containing a unique pulse pattern for CLPOB and PBLK. Figure 9 shows how the sequence change positions divide the readout field into different regions. A different V-Sequence can be assigned to each region, allowing the CLPOB and PBLK signals to be changed accordingly with each change in the vertical timing.

Individual HBLK Patterns

The HBLK programmable timing shown in Figure 10 is similar to CLPOB and PBLK. However, there is no start polarity control. Only the toggle positions are used to designate the start and stop positions of the blanking period. Additionally, there is a polarity control HBLKMASK that designates the polarity of the horizontal clock signals H1–H4 during the blanking period. Setting HBLKMASK high will set H1 = H3 = Low and H2 = H4 = High during the blanking, as shown in Figure 11. As with the CLPOB and PBLK signals, HBLK registers are available in each V-sequence, allowing different blanking signals to be used with different vertical timing sequences.


NOTES
PROGRAMMABLE SETTINGS:
(1) START POLARITY (CLAMP AND BLANK REGION ARE ACTIVE LOW)
(2) FIRST TOGGLE POSITION
(3) SECOND TOGGLE POSITION

Figure 9. Clamp and Pre-Blank Pulse Placement

Table III. CLPOB and PBLK Pattern Registers

Register	Length	Range	Description
SPOL	1b	High/Low	Starting Polarity of CLPOB/PBLK for V-Sequence 0–9
TOG1	12b	0–4095 Pixel Location	First Toggle Position within Line for V-Sequence 0–9
TOG2	12b	0–4095 Pixel Location	Second Toggle Position within Line for V-Sequence 0–9

Table IV. HBLK Pattern Registers

Register	Length	Range	Description
HBLKMASK	1b	High/Low	Masking Polarity for H1/H3 (0 = H1/H3 Low, 1 = H1/H3 High)
HBLKALT	2b	0–3 Alternation Mode	Enables Odd/Even Alternation of HBLK Toggle Positions 0 = Disable Alternation. 1 = TOG1–TOG2 Odd, TOG3–TOG6 Even. 2 = 3 = TOG1–TOG2 Even, TOG3–TOG6 Odd
HBLKTOG1	12b	0–4095 Pixel Location	First Toggle Position within Line for Each V-Sequence 0–9
HBLKTOG2	12b	0–4095 Pixel Location	Second Toggle Position within Line for Each V-Sequence 0–9
HBLKTOG3	12b	0–4095 Pixel Location	Third Toggle Position within Line for Each V-Sequence 0–9
HBLKTOG4	12b	0–4095 Pixel Location	Fourth Toggle Position within Line for Each V-Sequence 0–9
HBLKTOG5	12b	0–4095 Pixel Location	Fifth Toggle Position within Line for Each V-Sequence 0–9
HBLKTOG6	12b	0–4095 Pixel Location	Sixth Toggle Position within Line for Each V-Sequence 0–9

AX202021

REV. 0

–13–

AD9991

Generating Special HBLK Patterns

There are six toggle positions available for HBLK. Normally, only two of the toggle positions are used to generate the standard HBLK interval. However, the additional toggle positions may be used to generate special HBLK patterns, as shown in Figure 12. The pattern in this example uses all six toggle positions to generate two extra groups of pulses during the HBLK interval. By changing the toggle positions, different patterns can be created.

Generating HBLK Line Alternation

One further feature of the AD9991 is the ability to alternate different HBLK toggle positions on odd and even lines. This may be used in conjunction with V-pattern odd/even alternation or on its own. When a 1 is written to the HBLKALT register, TOG1 and TOG2 are used on odd lines only, while TOG3–TOG6 are used on even lines. Writing a 2 to the HBLKALT register gives the opposite result: TOG1 and TOG2 are used on even lines, while TOG3–TOG6 are used on odd lines. See the Vertical Timing Generation, Line Alternation section for more information.


*Figure 10. Horizontal Blanking (HBLK) Pulse Placement*


Figure 11. HBLK Masking Control

AX202022

Figure 12. Generating Special HBLK Patterns

REV. 0

AD9991

HORIZONTAL TIMING SEQUENCE EXAMPLE

Figure 13 shows an example CCD layout. The horizontal register contains 28 dummy pixels, which will occur on each line clocked from the CCD. In the vertical direction, there are 10 optical black (OB) lines at the front of the readout and two at the back of the readout. The horizontal direction has four OB pixels in the front and 48 in the back.

Figure 14 shows the basic sequence layout, to be used during the effective pixel readout. The 48 OB pixels at the end of each line are used for the CLPOB signals. PBLK is optional and is often used to blank the digital outputs during the noneffective CCD pixels. HBLK is used during the vertical shift interval.

The HBLK, CLPOB, and PBLK parameters are programmed in the V-sequence registers.

More elaborate clamping schemes may be used, such as adding in a separate sequence to clamp during the entire shield OB lines. This requires configuring a separate V-sequence for reading out the OB lines.


Figure 13. Example CCD Configuration

Figure 14. Horizontal Sequence Example

AX202023

AD9991

VERTICAL TIMING GENERATION

The AD9991 provides a very flexible solution for generating vertical CCD timing, and can support multiple CCDs and different system architectures. The 6-phase vertical transfer clocks V1–V6 are used to shift each line of pixels into the horizontal output register of the CCD. The AD9991 allows these outputs to be individually programmed into various readout configurations using a four step process.

Figure 15 shows an overview of how the vertical timing is generated in four steps. First, the individual pulse patterns for V1–V6

are created by using the vertical pattern group registers. Second, the V-pattern groups are used to build the sequences, where additional information is added. Third, the readout for an entire field is constructed by dividing the field into different regions and then assigning a sequence to each region. Each field can contain up to seven different regions to accommodate different steps of the readout such as high speed line shifts and unique vertical line transfers. Up to six different fields may be created. Finally, the Mode register allows the different fields to be combined into any order for various readout configurations.


Figure 15. Summary of Vertical Timing Generation

AX202024

REV. 0

AD9991

Vertical Pattern Groups (VPAT)

The vertical pattern groups define the individual pulse patterns for each V1–V6 output signal. Table V summarizes the registers available for generating each of the 10 V-pattern groups. The start polarity (VPOL) determines the starting polarity of the vertical sequence, and can be programmed high or low for each V1–V6 output. The first, second, and third toggle position (VTOG1, VTOG2, VTOG3) are the pixel locations within the line where the pulse transitions. A fourth toggle position (VTOG4) is also available for V-Pattern Groups 8 and 9. All toggle positions are 12-bit values, allowing their placement anywhere in the horizontal line. A separate register, VPATSTART, specifies the start position of the V-pattern group within the line (see the Vertical Sequences section). The VPATLEN register designates the total length of the V-pattern group, which will determine the number of pixels between each of the pattern repetitions, when repetitions are used (see the Vertical Sequences section).

The FREEZE and RESUME registers are used to temporarily stop the operation of the V1–V6 outputs. At the pixel location specified in the FREEZE register, the V1–V6 outputs will be held static at their current dc state, high or low. The V1–V6 outputs are held until the pixel location specified by RESUME register. Two sets of FREEZE/RESUME registers are provided, allowing the vertical outputs to be interrupted twice in the same line. The FREEZE and RESUME positions are programmed in the V-pattern group registers, but are separately enabled using the VMASK registers, which are described in the Vertical Sequence section.

Table V. Vertical Pattern Group Registers

Register	Length	Range	Description
VPOL	1b	High/Low	Starting Polarity of Each V1–V6 Output
VTOG1	12b	0–4096 Pixel Location	First Toggle Position within Line for Each V1–V6 Output
VTOG2	12b	0–4096 Pixel Location	Second Toggle Position within Line for Each V1–V6 Output
VTOG3	12b	0–4096 Pixel Location	Third Toggle Position within Line for Each V1–V6 Output
VTOG4	12b	0–4096 Pixel Location	Fourth Toggle Position, only Available in V-Pattern Groups 8 and 9
VPATLEN	12b	0–4096 Pixels	Total Length of Each V-Pattern Group
FREEZE1	12b	0–4096 Pixel Location	Holds the V1–V6 Outputs at Their Current Levels (Static DC)
RESUME1	12b	0–4096 Pixel Location	Resumes Operation of the V1–V6 Outputs to Finish Their Pattern
FREEZE2	12b	0–4096 Pixel Location	Holds the V1–V6 Outputs at Their Current Levels (Static DC)
RESUME2	12b	0–4096 Pixel Location	Resumes Operation of the V1–V6 Outputs to Finish Their Pattern

PROGRAMMABLE SETTINGS FOR EACH V-PATTERN:
1. START POLARITY
2. FIRST TOGGLE POSITION
3. SECOND TOGGLE POSITION (THIRD TOGGLE POSITION ALSO AVAILABLE, FOURTH TOGGLE POSITION AVAILABLE FOR V-PATTERN GROUPS 8 AND 9)
4. TOTAL PATTERN LENGTH FOR ALL V1–V6 OUTPUTS

Figure 16. Vertical Pattern Group Programmability

AX202025

AD9991

Vertical Sequences (VSEQ)

The vertical sequences are created by selecting one of the 10 V-pattern groups and adding repeats, start position, and horizontal clamping, and blanking information. Up to 10 V-sequences can be programmed, each using the registers shown in Table VI. Figure 17 shows how the different registers are used to generate each V-sequence.

The VPATSEL register selects which V-pattern group will be used in a given V-sequence. The basic V-pattern group can have repetitions added, for high speed line shifts or line binning, by using the VPATREPO and VPATREPE registers. Generally, the same number of repetitions are programmed into both registers, but if a different number of repetitions is required on odd and even lines, separate values may be used for each register (see the V-Sequence Line Alternation section). The VPATSTART register specifies where in the line the V-pattern group will start. The VMASK register is used in conjunction with the FREEZE/RESUME registers to enable optional masking of the V-outputs. Either or both of the FREEZE1/RESUME1 and FREEZE2/RESUME2 registers can be enabled.

The line length (in pixels) is programmable using the HDLEN registers. Each V-sequence can have a different line length to accommodate various image readout techniques. The maximum number of pixels per line is 4096. Note that the last line of the field is separately programmable using the HDLAST register located in the Field register section.

Table VI. V-Sequence Registers (see Tables III and IV for HBLK, CLPOB, PBLK Registers)

| Register	Length	Range	Description
VPATSEL	4b	0–9 V-Pattern Group #	Selected V-Pattern Group for Each V-Sequence.
VMASK	2b	0–3 Mask Mode	Enables the Masking of V1–V6 Outputs at the Locations Specified by the FREEZE/RESUME Registers. 0 = No Mask, 1 = Enable FREEZE1/RESUME1, 2 = Enable FREEZE2/RESUME2, 3 = Enable both 1 and 2.
VPATREPO	12b	0–4095 # of Repeats	Number of Repetitions for the V-Pattern Group for Odd Lines. If no odd/even alternation is required, set equal to VPATREPE.
VPATREPE	12b	0–4095 # of Repeats	Number of Repetitions for the V-Pattern Group for Even Lines. If no odd/even alternation is required, set equal to VPATREPO.
VPATSTART	12b	0–4095 Pixel Location	Start Position for the Selected V-Pattern Group.
HDLEN	12b	0–4095 # of Pixels	HD Line Length for Lines in Each V-Sequence.

PROGRAMMABLE SETTINGS FOR EACH V-SEQUENCE:
1. START POSITION IN THE LINE OF SELECTED V-PATTERN GROUP
2. HD LINE LENGTH
3. V-PATTERN SELECT (VPATSEL) TO SELECT ANY V-PATTERN GROUP
4. NUMBER OF REPETITIONS OF THE V-PATTERN GROUP (IF NEEDED)
5. START POLARITY AND TOGGLE POSITIONS FOR CLPOB AND PBLK SIGNALS
6. MASKING POLARITY AND TOGGLE POSITIONS FOR HBLK SIGNAL

Figure 17. V-Sequence Programmability

AX202026

REV. 0

AD9991

Complete Field: Combining V-Sequences

After the V-sequences have been created, they are combined to create different readout fields. A field consists of up to seven different regions, and within each region a different V-sequence can be selected. Figure 18 shows how the sequence change positions (SCP) designate the line boundry for each region, and the VSEQSEL registers then select which V-sequence is used during each region. Registers to control the VSG outputs are also included in the Field registers.

Table VII summarizes the registers used to create the different fields. Up to six different fields can be preprogrammed using all of the Field registers.

The VEQSEL registers, one for each region, select which of the 10 V-sequences will be active during each region. The SWEEP registers are used to enable SWEEP mode during any region. The MULTI registers are used to enable Multiplier mode during any region. The SCP registers create the line boundries for each region. The VDLEN register specifies the total number of lines in the field. The total number of pixels per line (HDLEN) is specified in the V-sequence registers, but the HDLAST register specifies the number of pixels in the last line of the field. The VPATSECOND register is used to add a second V-pattern group to the V1–6 outputs during the sensor gate (VSG) line.

The SGMASK register is used to enable or disable each individual VSG output. There is a single bit for each VSG output: setting the bit high will mask the output, setting it low will enable the output. The SGPAT register assigns one of the four different SG patterns to each VSG output. The individual SG patterns are created separately using the SG pattern registers. The SGLINE1 register specifies which line in the field will contain the VSG outputs. The optional SGLINE2 register allows the same VSG pulses to be repeated on a different line.

Table VII. Field Registers

Register	Length	Range	Description
VSEQSEL	4b	0–9 V-Sequence #	Selected V-Sequence for Each Region in the Field.
SWEEP	1b	High/Low	Enables Sweep Mode for Each Region, When Set High.
MULTI	1b	High/Low	Enables Multiplier Mode for Each Region, When Set High.
SCP	12b	0–4095 Line #	Sequence Change Position for Each Region.
VDLEN	12b	0–4095 # of Lines	Total Number of Lines in Each Field.
HDLAST	12b	0–4095 # of Pixels	Length in Pixels of the Last HD Line in Each Field.
VPATSECOND	4b	0–9 V-Pattern Group #	Selected V-Pattern Group for Second Pattern Applied During VSG Line.
SGMASK	6b	High/Low, Each VSG	Set High to Mask Each Individual VSG Output. VSG1 [0], VSG2 [1], VSG3 [2], VSG4 [3], VSG5 [4].
SGPATSEL	12b	0–3 Pattern #, Each VSG	Selects the VSG Pattern Number for Each VSG Output. VSG1 [1:0], VSG2 [3:2], VSG3 [5:4], VSG4 [7:6], VSG5 [9:8].
SGLINE1	12b	0–4095 Line #	Selects the Line in the Field where the VSG Are Active.
SGLINE2	12b	0–4095 Line #	Selects a Second Line in the Field to Repeat the VSG Signals.

FIELD SETTINGS:
1. SEQUENCE CHANGE POSITIONS (SCP1–6) DEFINE EACH OF THE 7 REGIONS IN THE FIELD.
2. VSEQSEL0–6 SELECTS THE DESIRED V-SEQUENCE (0–9) FOR EACH REGION.
3. SGLINE1 REGISTER SELECTS WHICH HD LINE IN THE FIELD WILL CONTAIN THE SENSOR GATE PULSE(S).

Figure 18. Complete Field is Divided into Regions

AX202027

AD9991

**Generating Line Alternation for V-Sequence and HBLK**
During low resolution readout, some CCDs require a different number of vertical clocks on alternate lines. The AD9991 can support this by using the VPATREPO and VPATREPE registers. This allows a different number of VPAT repetitions to be programmed on odd and even lines. Note that only the number of repeats can be different in odd and even lines, but the VPAT group remains the same.

Additionally, the HBLK signal can also be alternated for odd and even lines. When the HBLKALT register is set high, the HBLK TOG1 and TOG2 positions will be used on odd lines, while the TOG3–TOG6 positions will be used on even lines. This allows the HBLK interval to be adjusted on odd and even lines if needed.

Figure 19 shows an example of VPAT repetition alternation and HBLK alternation used together. It is also possible to use VPAT and HBLK alternation separately.

Second V-Pattern Group during VSG Active Line
Most CCDs require additional vertical timing during the sensor gate line. The AD9991 supports the option to output a second V-pattern group for V1–V6 during the line when the sensor gates VSG1–VSG5 are active. Figure 20 shows a typical VSG line, which includes two separate sets of V-pattern groups for V1–V6. The V-pattern group at the start of the VSG line is selected in the same manner as the other regions, using the appropriate VSE-QSEL register. The second V-pattern group, unique to the VSG line, is selected using the VPATSECOND register, located with the Field registers. The start position of the second VPAT group uses the VPATLEN register from the selected VPAT registers. Because the VPATLEN register is used as the start position and not as the VPAT length, it is not possible to program multiple repetitions for the second VPAT group.

NOTES
1. THE NUMBER OF REPEATS FOR THE V-PATTERN GROUP MAY BE ALTERNATED ON ODD AND EVEN LINES.
2. THE HBLK TOGGLE POSITIONS MAY BE ALTERNATED BETWEEN ODD AND EVEN LINES IN ORDER TO GENERATE DIFFERENT HBLK PATTERNS FOR ODD/EVEN LINES.

*Figure 19. Odd/Even Line Alternation of VPAT Repetitions and HBLK Toggle Positions*

Figure 20. Example of Second VPAT Group during Sensor Gate Line

AX202028

AD9991

Sweep Mode Operation

The AD9991 contains an additional mode of vertical timing operation called Sweep mode. This mode is used to generate a large number of repetitive pulses that span multiple HD lines. One example of where this mode is needed is at the start of the CCD readout operation. At the end of the image exposure but before the image is transferred by the sensor gate pulses, the vertical interline CCD registers should be free of all charge. This can be accomplished by quickly shifting out any charge using a long series of pulses from the V1–V6 outputs. Depending on the vertical resolution of the CCD, up to 2,000 or 3,000 clock cycles will be needed to shift the charge out of each vertical CCD line. This operation will span across multiple HD line lengths. Normally, the AD9991 vertical timing must be contained within one HD line length, but when Sweep mode is enabled, the HD boundaries will be ignored until the region is finished. To enable Sweep mode within any region, program the appropriate SWEEP register to High.

Figure 21 shows an example of the Sweep mode operation. The number of vertical pulses needed will depend on the vertical resolution of the CCD. The V1–V6 output signals are generated using the V-pattern registers (shown in Table VII). A single pulse is created using the polarity and toggle position registers. The number of repetitions is then programmed to match the number of vertical shifts required by the CCD. Repetitions are programmed in the V-sequence registers using the VPATREP registers. This produces a pulse train of the appropriate length. Normally, the pulse train would be truncated at the end of the HD line length, but with Sweep mode enabled for this region, the HD boundaries will be ignored. In Figure 21, the Sweep

region occupies 23 HD lines. After the Sweep mode region is completed, in the next region, normal sequence operation will resume. When using Sweep mode, be sure to set the region boundries (using the sequence change positions) to the appropriate lines to prevent the Sweep operation from overlapping the next V-sequence.

Multiplier Mode

To generate very wide vertical timing pulses, a vertical region may be configured into a multiplier region. This mode uses the V-pattern registers in a slightly different manner. Multiplier mode can be used to support unusual CCD timing requirements, such as vertical pulses that are wider than a single HD line length.

The start polarity and toggle positions are still used in the same manner as the standard VPAT group programming, but the VPATLEN is used differently. Instead of using the pixel counter (HD counter) to specify the toggle position locations (VTOG1, 2, 3) of the VPAT group, the VPATLEN is multiplied with the VTOG position to allow very long pulses to be generated. To calculate the exact toggle position, counted in pixels after the start position, use the equation

$$Multiplier\ Mode\ Toggle\ Position = VTOG \times VPATLEN$$

Because the VTOG register is multiplied by VPATLEN, the resolution of the toggle position placement is reduced. If VPATLEN = 4, the toggle position accuracy is now reduced to 4-pixel steps instead of single pixel steps. Table VIII summarizes how the VPAT group registers are used in Multiplier mode operation. In Multiplier mode, the VPATREPO and VPATREPE registers should always be programmed to the same value as the highest toggle position.


Figure 21. Example of Sweep Region for High Speed Vertical Shift

Table VIII. Multiplier Mode Register Parameters

Register	Length	Range	Description
MULTI	1b	High/Low	High enables Multiplier mode.
VPOL	1b	High/Low	Starting Polarity of V1–V6 Signal in Each VPAT Group.
VTOG1	12b	0–4095 Pixel Location	First Toggle Position for V1–V6 Signal in Each VPAT Group.
VTOG2	12b	0–4095 Pixel Location	Second Toggle Position for V1–V6 Signal in Each VPAT Group.
VTOG3	12b	0–4095 Pixel Location	Third Toggle Position for V1–V6 Signal in Each VPAT Group.
VPATLEN	10b	0–1023 Pixels	Used as Multiplier Factor for Toggle Position Counter.
VPATREP	12b	0–4096	VPATREPE/VPATREPO should be set to the same value as TOG2 or 3.

REV. 0   –21–

AX202029

AD9991

The example shown in Figure 22 illustrates this operation. The first toggle position is 2, and the second toggle position is 9. In non-Multiplier mode, this would cause the V-sequence to toggle at pixel 2 and then pixel 9 within a single HD line. However, toggle positions are now multiplied by the VTPLEN = 4, so the first toggle occurs at pixel count 8, and the second toggle occurs at pixel count 36. Sweep mode has also been enabled to allow the toggle positions to cross the HD line boundaries.

Vertical Sensor Gate (Shift Gate) Patterns
In an Interline CCD, the vertical sensor gates (VSG) are used to transfer the pixel charges from the light-sensitive image area into light-shielded vertical registers. From the light-shield vertical registers, the image is then read out line-by-line by using the vertical transfer pulses V1–V6 in conjunction with the high speed horizontal clocks.

Table IX contains the summary of the VSG pattern registers. The AD9991 has five VSG outputs, VSG1–VSG5. Each of the outputs can be assigned to one of four programmed patterns by using the SGPATSEL registers. Each pattern is generated in a similar manner as the V-pattern groups, with a programmable start polarity (SGPOL), first toggle position (SGTOG1), and second toggle position (SGTOG2). The active line where the VSG1–VSG5 pulses occur is programmable using the SGLINE1 and SGLINE2 registers. Additionally, any of the VSG1–VSG5 pulses may be individually disabled by using the SGMASK register. The individual masking allows all of the SG patterns to be preprogrammed, and the appropriate pulses for the different fields can be separately enabled. For maximum flexibility, the SGPATSEL, SGMASK, and SGLINE registers are separately programmable for each field. More detail is given in the Complete Field section.


Figure 22. Example of Multiplier Region for Wide Vertical Pulse Timing

Table IX. VSG Pattern Registers (also see Field Registers in Table VII)

| Register	Length	Range	Description
SGPOL	1b	High/Low	Sensor Gate Starting Polarity for SG Pattern 0–3
SGTOG1	12b	0–4095 Pixel Location	First Toggle Position for SG Pattern 0–3
SGTOG2	12b	0–4095 Pixel Location	Second Toggle Position for SG Pattern 0–3

AX202030

Figure 23. Vertical Sensor Gate Pulse Placement

REV. 0

AD9991

MODE Register

The MODE register is a single register that selects the field timing of the AD9991. Typically, all of the field, V-sequence, and V-pattern group information is programmed into the AD9991 at startup. During operation, the MODE register allows the user to select any combination of field timing to meet the current requirements of the system. The advantage of using the MODE register in conjunction with preprogrammed timing is that it greatly reduces the system programming requirements during camera operation. Only a few register writes are required when the camera operating mode is changed, rather than having to write in all of the vertical timing information with each camera mode change.

A basic still camera application might require five different fields of vertical timing: one for draft mode operation, one for autofocusing, and three for still image readout. All of the register timing information for the five fields would be loaded at startup. Then, during camera operation, the MODE register would select which field timing would be active, depending on how the camera was being used.

Table X shows how the MODE register bits are used. The three MSBs, D23–D21, are used to specify how many total fields will be used. Any value from 1 to 7 can be selected using these bits. The remaining register bits are divided into 3-bit sections to select which of the six fields are used and in which order. Up to seven fields may be used in a single MODE write. The AD9991 will start with the Field timing specified by the first Field bits, and on the next VD will switch to the timing specified by the second Field bits, and so on.

After completing the total number of fields specified in Bits D23 to D21, the AD9991 will repeat by starting at the first Field again. This will continue until a new write to the MODE register occurs. Figure 24 shows example MODE register settings for different field configurations.

Table X. MODE Register Data Bit Breakdown (D23 = MSB)

D23 22 21	20 19 18	17 16 15	14 13 12	11 10 9	8 7 6	5 4 3	2 1 D0
Total Number of Fields to Use. 1 = 1st Field Only 7 = All 7 Fields 0 = Invalid	7th Field 0 = Field 0 5 = Field 5 6, 7 = Invalid	6th Field 0 = Field 0 5 = Field 5 6, 7 = Invalid	5th Field 0 = Field 0 5 = Field 5 6, 7 = Invalid	4th Field 0 = Field 0 5 = Field 5 6, 7 = Invalid	3rd Field 0 = Field 0 5 = Field 5 6, 7 = Invalid	2nd Field 0 = Field 0 5 = Field 5 6, 7 = Invalid	1st Field 0 = Field 0 5 = Field 5 6, 7 = Invalid

EXAMPLE 1:
TOTAL FIELDS = 3, 1ST FIELD = FIELD 0, 2ND FIELD = FIELD 1, 3RD FIELD = FIELD 2
MODE REGISTER CONTENTS = 0x600088

EXAMPLE 2:
TOTAL FIELDS = 2, 1ST FIELD = FIELD 3, 2ND FIELD = FIELD 4
MODE REGISTER CONTENTS = 0x400023

EXAMPLE 3:
TOTAL FIELDS = 4, 1ST FIELD = FIELD 5, 2ND FIELD = FIELD 1, 3RD FIELD = FIELD 4, 4TH FIELD = FIELD 2
MODE REGISTER CONTENTS = 0x80050D

Figure 24. Using the MODE Register to Select Field Timing

AX202031

REV. 0   –23–

AD9991

VERTICAL TIMING EXAMPLE

To better understand how the AD9991 vertical timing generation is used, consider the example CCD timing chart in Figure 25. This particular example illustrates a CCD using a general 3-field readout technique. As described in the previous Field section, each readout field should be divided into separate regions to perform each step of the readout. The sequence change positions (SCP) determine the line boundaries for each region, and the VSEQSEL registers will then assign a particular V-sequence to each region. The V-sequences will contain the specific timing information required in each region: V1–V6 pulses (using VPAT groups), HBLK/CLPOB timing, and VSG patterns for the SG active lines.

This particular timing example requires four regions for each of the three fields, labeled Region 0, Region 1, Region 2, and Region 3. Because the AD9991 allows up to six individual fields to be programmed, the Field 0, Field 1, and Field 2 registers can be used to meet the requirements of this timing example. The four regions for each field are very similar in this example, but the individual registers for each field allow flexibility to accommodate other timing charts.

Region 0 is a high speed vertical shift region. Sweep mode can be used to generate this timing operation, with the desired number of high speed vertical pulses needed to clear any charge from the CCD's vertical registers.

Region 1 consists of only two lines, and uses standard single line vertical shift timing. The timing of this region area will be the same as the timing in Region 3.

Region 2 is the sensor gate line, where the VSG pulses transfer the image into the vertical CCD registers. This region may require the use of the second V-pattern group for SG active line.

Region 3 also uses the standard single line vertical shift timing, the same timing as Region 1.

In summary, four regions are required in each of the three fields. The timing for Regions 1 and 3 is essentially the same, reducing the complexity of the register programming.

Other registers will need to be used during the actual readout operation, such as the MODE register, shutter control registers (TRIGGER, SUBCK, VSUB, MSHUT, STROBE), and the AFE gain register. These registers will be explained in other examples.

Important Note About Signal Polarities

When programming the AD9991 to generate the V1–V6, VSG1–VSG5, and SUBCK signals, it is important to note that the V-driver circuit usually inverts these signals. Carefully check the required timing signals needed at the input and output of the V-driver circuit being used, and adjust the polarities of the AD9991 outputs accordingly.

AX202032

REV. 0

AD9991

Figure 25. CCD Timing Example: Dividing Each Field into Regions

AX202033

AD9991

SHUTTER TIMING CONTROL

The CCD image exposure time is controlled by the substrate clock signal (SUBCK), which pulses the CCD substrate to clear out accumulated charge. The AD9991 supports three types of electronic shuttering: normal shutter, high precision shutter, and low speed shutter. Along with the SUBCK pulse placement, the AD9991 can accommodate different readout configurations to further suppress the SUBCK pulses during multiple field readouts. The AD9991 also provides programmable outputs to control an external mechanical shutter (MSHUT), strobe/flash (STROBE), and the CCD bias select signal (VSUB).

Normal Shutter Operation

By default, the AD9991 is always operating in the normal shutter configuration in which the SUBCK signal is pulsing in every VD field (see Figure 26). The SUBCK pulse occurs once per line, and the total number of repetitions within the field will determine the length of the exposure time. The SUBCK pulse polarity and toggle positions within a line are programmable using the SUBCKPOL and SUBCK1TOG registers (see Table XI). The number of SUBCK pulses per field is programmed in the SUBCKNUM register (addr. 0x63).

As shown in Figure 26, the SUBCK pulses will always begin in the line following the SG active line, which is specified in the SGACTLINE registers for each field. The SUBCKPOL, SUBCK1TOG, SUBCK2TOG, SUBCKNUM, and SUBCK-SUPPRESS registers are updated at the start of the line after the sensor gate line, as described in the Serial Update section.

High Precision Shutter Operation

High precision shuttering is used in the same manner as normal shuttering, but uses an additional register to control the very last SUBCK pulse. In this mode, the SUBCK still pulses once per line, but the last SUBCK in the field will have an additional SUBCK pulse whose location is determined by the SUBCK2TOG register, as shown in Figure 27. Finer resolution of the exposure time is possible using this mode. Leaving the SUBCK2TOG register set to max value (0xFFFFFF) will disable the last SUBCK pulse (default setting).

Low Speed Shutter Operation

Normal and high precision shutter operations are used when the exposure time is less than one field long. For long exposure times greater than one field interval, low speed shutter operation is used. The AD9991 uses a separate exposure counter to achieve long exposure times. The number of fields for the low speed shutter operation is specified in the EXPOSURE register (addr. 0x62). As shown in Figure 28, this shutter mode will suppress the SUBCK and VSG outputs for up to 4095 fields (VD periods). The VD and HD outputs may be suppressed during the exposure period by programming the VDHDOFF register to 1.

To generate a low speed shutter operation, it is necessary to trigger the start of the long exposure by writing to the TRIGGER register bit D3. When this bit is set High, the AD9991 will begin an exposure operation at the next VD edge. If a value greater than zero is specified in the EXPOSURE register, the AD9991 will suppress the SUBCK output on subsequent fields.


SUBCK PROGRAMMABLE SETTINGS:
1. PULSE POLARITY USING THE SUBCKPOL REGISTER
2. NUMBER OF PULSES WITHIN THE FIELD USING THE SUBCKNUM REGISTER (SUBCKNUM = 3 IN THE ABOVE FIGURE)
3. PIXEL LOCATION OF PULSE WITHIN THE LINE AND PULSEWIDTH PROGRAMMED USING SUBCK1 TOGGLE POSITION REGISTER

Figure 26. Normal Shutter Mode

NOTES
1. SECOND SUBCK PULSE IS ADDED IN THE LAST SUBCK LINE.
2. LOCATION OF 2ND PULSE IS FULLY PROGRAMMABLE USING THE SUBCK2 TOGGLE POSITION REGISTER.

Figure 27. High Precision Shutter Mode

AX202034

REV. 0

AD9991

If the exposure is generated using the TRIGGER register and the EXPOSURE register is set to zero, the behavior of the SUBCK will not be any different than the normal shutter or high precision shutter operations, in which the TRIGGER register is not used.

SUBCK Suppression
Normally, the SUBCKs will begin to pulse on the line following the sensor gate line (VSG). With some CCDs, the SUBCK pulse needs to be suppressed for one or more lines following the VSG line. The SUBCKSUPPRESS register allows for suppression of the SUBCK pulses for additional lines following the VSG line.

Readout after Exposure
After the exposure, the readout of the CCD data occurs, beginning with the sensor gate (VSG) operation. By default, the AD9991 is generating the VSG pulses in every field. In the case where only a single exposure and single readout frame are needed, such as the CCD's preview mode, the VSG and SUBCK pulses can be operating in every field.

However in many cases, during readout the SUBCK output needs to be further suppressed until the readout is completed. The READOUT register specifies the number of additional fields after the exposure to continue the suppression of SUBCK. READOUT can be programmed for zero to seven additional fields, and should be preprogrammed at startup, not at the same time as the exposure write. A typical interlaced CCD frame read-

out mode will generally require two additional fields of SUBCK suppression (READOUT = 2). A 3-field, 6-phase CCD will require three additional fields of SUBCK suppression after the readout begins (READOUT = 3).

If the SUBCK output is required to start back up during the last field of readout, simply program the READOUT register to one less than the total number of CCD readout fields.

Like the exposure operation, the readout operation must be triggered by using the TRIGGER register.

Using the TRIGGER Register
As described previously, by default the AD9991 will output the SUBCK and VSG signals on every field. This works well for continuous single field exposure and readout operations, such as the CCD's live preview mode. However, if the CCD requires a longer exposure time, or if multiple readout fields are needed, then the TRIGGER register is needed to initiate specific exposure and readout sequences.

Typically, the exposure and readout bits in the TRIGGER register are used together. This will initiate a complete exposure-plus-readout operation. Once the exposure has been completed, the readout will automatically occur. The values in the EXPOSURE and READOUT registers will determine the length of each operation.


NOTES
1. SUBCK MAY BE SUPPRESSED FOR MULTIPLE FIELDS BY PROGRAMMING THE EXPOSURE REGISTER GREATER THAN ZERO.
2. ABOVE EXAMPLE USES EXPOSURE = 1.
3. TRIGGER REGISTER MUST ALSO BE USED TO START THE LOW SPEED EXPOSURE.
4. VD/HD OUTPUTS MAY ALSO BE SUPPRESSED USING THE VDHDOFF REGISTER = 1.

Figure 28. Low Speed Shutter Mode Using EXPOSURE Register

Table XI. Shutter Mode Register Parameters

Register	Length	Range	Description
TRIGGER	5b	On/Off for Five Signals	Trigger for VSUB [0], MSHUT [1], STROBE [2], Exposure [3], and Readout Start [4]
READOUT	3b	0–7 # of Fields	Number of Fields to Suppress SUBCK after Exposure
EXPOSURE	12b	0–4095 # of Fields	Number of Fields to Suppress SUBCK and VSG during Exposure Time (Low Speed Shutter)
VDHDOFF	1b	On/Off	Disable VD/HD Output during Exposure (1 = On, 0 = Off)
SUBCKPOL*	1b	High/Low	SUBCK Start Polarity for SUBCK1 and SUBCK2
SUBCK1TOG*	24b	0–4095 Pixel Locations	Toggle Positions for First SUBCK Pulse (Normal Shutter)
SUBCK2TOG*	24b	0–4095 Pixel Locations	Toggle Positions for Second SUBCK Pulse in Last Line (High Precision)
SUBCKNUM*	12b	1–4095 # of Pulses	Total Number of SUBCKs per Field, at One Pulse per Line
SUBCKSUPPRESS*	12b	0–4095 # of Pulses	Number of Lines to Further Suppress SUBCK after the VSG Line

*Register is not VD updated, but is updated at the start of line after sensor gate line.

REV. 0   –27–   **AX202035**

AD9991

It is possible to independently trigger the readout operation without triggering the exposure operation. This will cause the readout to occur at the next VD, and the SUBCK output will be suppressed according to the value of the READOUT register.

The TRIGGER register is also used to control the STROBE, MSHUT, and VSUB signal transitions. Each of these signals are individually controlled, although they will be dependent on the triggering of the exposure and readout operation.

See Figure 32 for a complete example of triggering the exposure and readout operations.

VSUB Control
The CCD readout bias (VSUB) can be programmed to accommodate different CCDs. Figure 29 shows two different modes that are available. In Mode 0, VSUB goes active during the field of the last SUBCK when the exposure begins. The On position (rising edge in Figure 29) is programmable to any line within

the field. VSUB will remain active until the end of the image readout. In Mode 1, the VSUB is not activated until the start of the readout.

An additional function called VSUB KEEP-ON is also available. When this bit is set high, the VSUB output will remain on (active) even after the readout has finished. To disable the VSUB at a later time, set this bit back to low.

MSHUT and STROBE Control
MSHUT and STROBE operation is shown in Figures 30, 31, and 32. Table XII shows the register parameters for controlling the MSHUT and STROBE outputs. The MSHUT output is switched on with the MSHUTON registers, and will remain on until the location specified in the MSHUTOFF registers. The location of MSHUTOFF is fully programmable to anywhere within the exposure period, using the FD (field), LN (line), and PX (pixel) registers. The STROBE pulse is defined by the on and


VSUB OPERATION:
1. ACTIVE POLARITY IS POLARITY (ABOVE EXAMPLE IS VSUB ACTIVE HIGH).
2. ON POSITION IS PROGRAMMABLE. MODE 0 TURNS ON AT THE START OF EXPOSURE, MODE 1 TURNS ON AT THE START OF READOUT.
3. OFF POSITION OCCURS AT END OF READOUT.
4. OPTIONAL VSUB KEEP-ON MODE WILL LEAVE THE VSUB ACTIVE AT THE END OF READOUT.

Figure 29. VSUB Programmability

MSHUT PROGRAMMABLE SETTINGS:
1. ACTIVE POLARITY.
2. ON POSITION IS VD UPDATED AND MAY BE SWITCHED ON AT ANY TIME.
3. OFF POSITION CAN BE PROGRAMMED ANYWHERE FROM THE FIELD OF LAST SUBCK UNTIL THE FIELD BEFORE READOUT.

Figure 30. MSHUT Output Programmability

AX202036

–28–

REV. 0

AD9991

off positions. STROBON_FD is the field in which the STROBE is turned on, measured from the field containing the last SUBCK before exposure begins. The STROBON_ LN PX register gives the line and pixel positions with respect to STROBON_FD. The STROBE off position is programmable to any field, line, and pixel location with respect to the field of the last SUBCK.

TRIGGER Register Limitations
While the TRIGGER register can be used to perform a complete exposure and readout operation, there are limitations on its use.

Once an exposure-plus-readout operation has been triggered, another exposure/readout operation cannot be triggered right away. There must be at least one idle field (VD intervals) before the next exposure/readout can be triggered.

The same limitation applies to the triggering of the MSHUT signal. There must be at least one idle field after the completion of the MSHUT OFF operation before another MSHUT OFF operation may be programmed.

The VSUB trigger requires two idle fields between exposure/readout operations in order to ensure proper VSUB on/off triggering. If the VSUB signal is not required to be turned on and off in between each successive exposure/readout operation, this limitation can be ignored. The VSUB Keep-On mode is useful when successive exposure/readout operations are required.


Figure 31. STROBE Output Programmability

Table XII. VSUB, MSHUT, and STROBE Register Parameters

| Register	Length	Range	Description
VSUBMODE[0]	1b	High/Low	VSUB Mode (0 = Mode 0, 1 = Mode 1) (See Figure 29).
VSUBMODE[1]	1b	High/Low	VSUB Keep-On Mode. VSUB will stay active after readout when set high.
VSUBON[11:0]	12b	0–4095 Line Location	VSUB On Position. Active starting in any line of field.
VSUBON[12]	1b	High/Low	VSUB Active Polarity.
MSHUTPOL[0]	1b	High/Low	MSHUT Active Polarity.
MSHUTPOL[1]	1b	On/Off	MSHUT Manual Enable (1 = Active or Open).
MSHUTON	24b	0–4095 Line/Pix Location	MSHUT On Position Line [11:0] and Pixel [23:12] Location.
MSHUTOFF_FD	12b	0–4095 Field Location	Field Location to Switch Off MSHUT (Inactive or Closed).
MSHUTOFF_LNPX	24b	0–4095 Line/Pix Location	Line/Pixel Position to Switch Off MSHUT (Inactive or Closed).
STROBPOL	1b	High/Low	STROBE Active Polarity.
STROBON_FD	12b	0–4095 Field Location	STROBE ON Field Location, with Respect to Last SUBCK Field.
STROBON_LNPX	24b	0–4095 Line/Pix Location	STROBE ON Line/Pixel Position.
STROBOFF_FD	12b	0–4095 Field Location	STROBE OFF Field Location, with Respect to Last SUBCK Field.
STROBOFF_LNPX	24b	0–4095 Line/Pix Location	STROBE OFF Line/Pixel Position.

AX202037

AD9991

Figure 32. Example of Exposure and Still Image Readout Using Shutter Signals and Mode Register

1. Write to the READOUT register (addr 0x61) to specify the number of fields to further suppress SUBCK while the CCD data is read out. In this example, READOUT = 3.

   Write to the EXPOSURE register (addr 0x62) to specify the number of fields to suppress SUBCK and VSG outputs during exposure. In this example, EXPOSURE = 1.

   Write to the TRIGGER register (addr 0x60) to enable the STROBE, MSHUT, and VSUB signals, and to start the exposure/readout operation. To trigger all of these events (as in Figure 32), set the register TRIGGER = 31. Readout will automatically occur after the exposure period is finished.

   Write to the MODE register (0x1B) to configure the next five fields. The first two fields during exposure are the same as the current draft mode fields, and the following three fields are the still frame readout fields. The registers for the Draft mode field and the three readout fields have already been programmed.

2. VD/HD falling edge will update the serial writes from 1.

3. If VSUB mode = 0 (addr 0x67), VSUB output turns on at the line specified in the VSUBON register (addr 0x68).

4. STROBE output turns on and off at the location specified in the STROBEON and OFF registers (addr 0x6E to 0x71).

5. MSHUT output turns off at the location specified in the MSHUTOFF registers (addr 0x6B and 0x6C).

6. The next VD falling edge will automatically start the first readout field.

7. The next VD falling edge will automatically start the second readout field.

8. The next VD falling edge will automatically start the third readout field.

9. Write to the MODE register to reconfigure the single Draft mode field timing. Write to the MSHUTON register (addr 0x6A) to open the mechanical shutter.

10. VD/HD falling edge will update the serial writes from 9.

    VSG outputs return to Draft mode timing.

    SUBCK output resumes operation.

    MSHUT output returns to the on position (active or open).

    VSUB output returns to the off position (inactive).

-30-

AX202038

REV. 0

AD9991

Figure 33. Analog Front End Functional Block Diagram

ANALOG FRONT END DESCRIPTION AND OPERATION
The AD9991 signal processing chain is shown in Figure 33. Each processing step is essential in achieving a high quality image from the raw CCD pixel data.

DC Restore
To reduce the large dc offset of the CCD output signal, a dc restore circuit is used with an external 0.1 μF series coupling capacitor. This restores the dc level of the CCD signal to approximately 1.5 V, to be compatible with the 3 V supply voltage of the AD9991.

Correlated Double Sampler
The CDS circuit samples each CCD pixel twice to extract the video information and reject low frequency noise. The timing shown in Figure 7 illustrates how the two internally generated CDS clocks, SHP and SHD, are used to sample the reference level and level of the CCD signal, respectively. The placement of the SHP and SHD sampling edges is determined by the setting of the SAMPCONTROL register located at address 0x63. Placement of these two clock signals is critical in achieving the best performance from the CCD.

Variable Gain Amplifier
The VGA stage provides a gain range of 6 dB to 42 dB, programmable with 10-bit resolution through the serial digital interface. The minimum gain of 6 dB is needed to match a 1 V input signal with the ADC full-scale range of 2 V. When compared to 1 V full-scale systems, the equivalent gain range is 0 dB to 36 dB.

The VGA gain curve follows a "linear-in-dB" characteristic. The exact VGA gain can be calculated for any gain register value by using the equation

$$Gain\ (dB) = (0.0351 \times Code) + 6\ dB$$

where the code range is 0 to 1023.

Figure 34. VGA Gain Curve

A/D Converter
The AD9991 uses a high performance ADC architecture, optimized for high speed and low power. Differential nonlinearity (DNL) performance is typically better than 0.5 LSB. The ADC uses a 2 V input range. See TPC 2 and TPC 3 for typical linearity and noise performance plots for the AD9991.

AX202039

AD9991

Optical Black Clamp

The optical black clamp loop is used to remove residual offsets in the signal chain and to track low frequency variations in the CCD's black level. During the optical black (shielded) pixel interval on each line, the ADC output is compared with a fixed black level reference, selected by the user in the Clamp Level register. The value can be programmed between 0 LSB and 63.75 LSB in 256 steps. The resulting error signal is filtered to reduce noise, and the correction value is applied to the ADC input through a D/A converter. Normally, the optical black clamp loop is turned on once per horizontal line, but this loop can be updated more slowly to suit a particular application. If external digital clamp-ing is used during the postprocessing, the AD9991 optical black clamping may be disabled using Bit D2 in the OPRMODE regis-ter. When the loop is disabled, the Clamp Level register may still be used to provide programmable offset adjustment.

The CLPOB pulse should be placed during the CCD's optical black pixels. It is recommended that the CLPOB pulse duration be at least 20 pixels wide to minimize clamp noise. Shorter pulse-widths may be used, but clamp noise may increase, and the ability to track low frequency variations in the black level will be reduced. See the Horizontal Clamping and Blanking section and the Hori-zontal Timing Sequence Example section for timing examples.

Digital Data Outputs

The AD9991 digital output data is latched using the DOUT PHASE register value, as shown in Figure 33. Output data timing is shown in Figure 8. It is also possible to leave the output latches transparent so that the data outputs are valid immediately from the A/D converter. Programming the AFE CONTROL register bit D4 to a 1 will set the output latches transparent. The data outputs can also be disabled (three-stated) by setting the AFE CONTROL register bit D3 to a 1.

The data output coding is normally straight binary, but the coding my be changed to gray coding by setting the AFE CONTROL register Bit D5 to 1.

AX202040

REV. 0

AD9991

Figure 35. Recommended Power-Up Sequence and Synchronization, Master Mode

POWER-UP AND SYNCHRONIZATION

Recommended Power-Up Sequence for Master Mode

When the AD9991 is powered up, the following sequence is recommended (refer to Figure 35 for each step). Note that a SYNC signal is required for master mode operation. If an external SYNC pulse is not available, it is also possible generate an internal SYNC pulse by writing to the SYNCPOL register, as described in the next section.

1. Turn on power supplies for AD9991.

2. Apply the master clock input CLI.

3. Reset the internal AD9991 registers by writing a 1 to the SW_RESET register (addr 0x10 in Bank 1).

4. By default, the AD9991 is in Standby3 mode. To place the part into normal power operation, write 0x004 to the AFE OPRMODE register (addr 0x00 in Bank 1).

5. Write a 1 to the BANKSELECT register (addr 0x7F). This will select Register Bank 2.

6. Load Bank 2 registers with the required VPAT group, V-sequence, and field timing information.

7. Write a 0 to the BANKSELECT register to select Bank 1.

8. By default, the internal timing core is held in a reset state with TGCORE_RSTB register = 0. Write a 1 to the TGCORE_RSTB register (addr 0x15 in Bank 1) to start the internal timing core operation.

9. Load the required registers to configure the high speed timing, horizontal timing, and shutter timing information.

10. Configure the AD9991 for Master mode timing by writing a 1 to the MASTER register (addr 0x20 in Bank 1).

11. Write a 1 to the OUT_CONTROL register (addr 0x11 in Bank 1). This will allow the outputs to become active after the next SYNC rising edge.

12. Generate a SYNC event: If SYNC is high at power-up, bring the SYNC input low for a minimum of 100 ns. Then bring SYNC back high. This will cause the internal counters to reset and will start VD/HD operation. The first VD/HD edge allows most Bank 1 register updates to occur, including OUT_CONTROL to enable all outputs.

Table XIII. Power-Up Register Write Sequence

Address	Data	Description
0x10	0x01	Reset All Registers to Default Values
0x00	0x04	Power Up the AFE and CLO Oscillator
0x7F	0x01	Select Register Bank 2
0x00–0xFF		VPAT, V-Sequence, and Field Timing
0x7F	0x00	Select Register Bank 1
0x15	0x01	Reset Internal Timing Core
0x30–71		Horizontal and Shutter Timing
0x20	0x01	Configure for Master Mode
0x11	0x01	Enable All Outputs after SYNC
0x13	0x01	SYNCPOL (for Software SYNC Only)

Generating Software SYNC without External SYNC Signal

If an external SYNC pulse is not available, it is possible to generate an internal SYNC in the AD9991 by writing to the SYNCPOL register (addr 0x13). If the software SYNC option is used, the SYNC input (Pin 46) should be tied to ground (VSS).

After power-up, follow the same procedure as before for Steps 1–11. Then, for Step 12, instead of using the external SYNC pulse, write a 1 to the SYNCPOL register. This will generate the SYNC internally, and timing operation will begin.

**AX202041**

AD9991

NOTES
1. SYNC RISING EDGE RESETS VD/HD AND COUNTERS TO ZERO.
2. SYNC POLARITY IS PROGRAMMABLE USING SYNCPOL REGISTER (ADDR 0x13).
3. DURING SYNC LOW, ALL INTERNAL COUNTERS ARE RESET AND VD/HD CAN BE SUSPENDED USING THE SYNCSUSPEND REGISTER (ADDR 0x14).
4. IF SYNCSUSPEND = 1, VERTICAL CLOCKS, H1–H2, AND RG ARE HELD AT THEIR DEFAULT POLARITIES.
5. IF SYNCSUSPEND = 0, ALL CLOCK OUTPUTS CONTINUE TO OPERATE NORMALLY UNTIL SYNC RESET EDGE.

Figure 36. SYNC Timing to Synchronize AD9991 with External Timing

NOTES
INTERNAL H-COUNTER IS RESET 17 CLI CYCLES AFTER THE HD FALLING EDGE (WHEN USING VDHDPOL = 0).
TYPICAL TIMING RELATIONSHIP: CLI RISING EDGE IS COINCIDENT WITH HD FALLING EDGE.

Figure 37. External VD/HD and Internal H-Counter Synchronization, Slave Mode

SYNC during Master Mode Operation

The SYNC input may be used any time during operation to resync the AD9991 counters with external timing, as shown in Figure 36. The operation of the digital outputs may be suspended during the SYNC operation by setting the SYNCSUSPEND register (addr 0x14) to a 1.

Power-Up and Synchronization in Slave Mode

The power-up procedure for Slave mode operation is the same as the procedure described for Master mode operation, with two exceptions:

• Eliminate Step 9. Do not write the part into Master mode.

• No SYNC pulse is required in Slave mode. Substitute Step 12 with starting the external VD and HD signals. This will synchronize the part, allow the Bank 1 register updates, and start the timing operation.

When the AD9991 is used in Slave mode, the VD and HD inputs are used to synchronize the internal counters. Following a falling edge of VD, there will be a latency of 17 master clock cycles (CLI) after the falling edge of HD until the internal H-counter will be reset. The reset operation is shown in Figure 37.

STANDBY MODE OPERATION

The AD9991 contains three different standby modes to optimize the overall power dissipation in a particular application. Bits [1:0] of the OPRMODE register control the power-down state of the device:

OPRMODE [1:0] = 00 = Normal Operation (Full Power)

OPRMODE[1:0] = 01 = Standby 1 Mode

OPRMODE[1:0] = 10 = Standby 2 Mode

OPRMODE[1:0] = 11 = Standby 3 Mode (Lowest Overall Power)

Table XIV summarizes the operation of each power-down mode. Note that the OUT_CONTROL register takes priority over the Standby 1 and Standby 2 modes in determining the digital output states, but Standby 3 mode takes priority over OUT_CONTROL. Standby 3 has the lowest power consumption, and even shuts down the crystal oscillator circuit between CLI and CLO. Thus, if CLI and CLO are being used with a crystal to generate the master clock, this circuit will be powered down and there will be no clock signal. When returning from Standby 3 mode to normal operation, the timing core must be reset at least 500 μs after the OPRMODE register is written to. This will allow sufficient time for the crystal circuit to settle.

AX202042